rtl-coding
Here are 6 public repositories matching this topic...
30 Days of Verilog: Dive into digital circuits with a month of Verilog coding challenges. From logic gates to FSMs, sharpen your skills and simulate your designs. Let's code and conquer circuits!
- Updated
Sep 30, 2023
This Repo contains Codes of RTLs for implementation of various circuit designs using Verilog in Xilinx ISE 14.7 and sometimes Modelsim tools
- Updated
Aug 5, 2023 - Verilog
"Mastering Verilog Programming for Digital Circuit Design: RTL and TestBench Codes Practice with HDL-BITS"
- Updated
Aug 13, 2023 - Verilog
Repository for RTL building blocks #100daysofrtl VERILOG VHDL System Verilog
- Updated
Jun 3, 2024 - Verilog
"Mastering RTL-Coding : From Fundamentals to Advanced Programming Techniques using Verilog,System Verilog and UVM"
- Updated
Mar 10, 2025 - Verilog
To implement the elevator controller, we used Verilog as HDL. The focus of our project was the implementation and verification of a controller for a basic elevator functionality. We also proposed a methodology that utilizes the SCAN algorithm to enhance the efficiency and reliability of the controller.
- Updated
May 14, 2023 - Verilog
Improve this page
Add a description, image, and links to thertl-coding topic page so that developers can more easily learn about it.
Add this topic to your repo
To associate your repository with thertl-coding topic, visit your repo's landing page and select "manage topics."