Movatterモバイル変換

Skip to content

#

risc

Here are 280 public repositories matching this topic...

Language:All

Filter by language

All280 Verilog52 C43 C++32 VHDL31 Assembly21 Python15 SystemVerilog12 JavaScript9 Java7 Rust7

Sort:Most stars

Sort options

Most stars Fewest stars Most forks Fewest forks Recently updated Least recently updated

Ripes

mortbopet /Ripes

A graphical processor simulator and assembly editor for the RISC-V ISA

education processor-architecture qt simulator computer-architecture risc risc-v cpu-emulator

UpdatedMar 2, 2025
C++

RVVM

LekKit /RVVM

The RISC-V Virtual Machine

c linux emulator vm translation virtual-machine emulation jit riscv risc emulators risc-v riscv32 riscv-linux riscv64 tracing-jit riscv-simulator riscv-emulator instruction-decoding rvvm

UpdatedMar 11, 2025
C

chipsalliance /Cores-VeeR-EH1

VeeR EH1 core

fpga processor riscv rtl risc risc-v open-source-hardware fusesoc verilator riscv32 western-digital axi4 ahb-lite asic-design veer

UpdatedMay 29, 2023
SystemVerilog

michaeljclark /rv8

RISC-V simulator for x86-64

linux emulator metadata simulator disassembler histogram riscv isa risc binary-translation macro-op-fusion rv-sys rv-sim rv-meta rv-jit rv8

UpdatedFeb 5, 2022
C++

jupiter

andrescv /jupiter

RISC-V Assembler and Runtime Simulator

education simulator runtime asm assembler riscv risc risc-v rv32 riscv-simulator runtime-simulator rv32g

UpdatedJun 8, 2024
JavaScript

mipt-mips

MIPT-ILab /mipt-mips

Cycle-accurate pre-silicon simulator of RISC-V and MIPS CPUs

simulator cpu pipeline mips simulation mipt cpu-cache optimizations computer-architecture risc cpu-model risc-v branch-prediction computer-architecture-lesson branch-predictor clock-precise pre-silicon mips-binutils prediction-algorithms

UpdatedJun 11, 2022
C++

Wren6991 /RISCBoy

Portable games console, designed from scratch: CPU, graphics, PCB, and the kitchen sink

cpu fpga gameboy pcb risc risc-v

UpdatedJul 4, 2023
C

kvakil /venus

RISC-V instruction set simulator built for education

education assembler risc risc-v

UpdatedApr 2, 2022
Kotlin

liuqdev /8-bits-RISC-CPU-Verilog

Architecture and Verilog Implementation of 8-bits RISC CPU based on FSM. 基于有限状态机的8位RISC（精简指令集）CPU（中央处理器）简单结构和Verilog实现。

cpu fsm verilog risc

UpdatedJan 20, 2019
Verilog

Mariotti94 /WebRISC-V

WebRISC-V: A Web-Based Education-Oriented RISC-V Pipeline Simulation Environment [PHP]

php education processor-architecture simulator pipeline assembly computer-architecture risc risc-v pipeline-simulation-environment

UpdatedJan 15, 2024
PHP

Vulcan

vmmc2 /Vulcan

RISC-V Instruction Set Simulator (Built for education).

education simulator assembly computer-architecture risc risc-v

UpdatedJan 24, 2022
Dart

nikolaydubina /go-hackers-delight

"Hacker's Delight" in Go

c binary book assembly logic bits showcase risc

UpdatedFeb 18, 2025
Go

mrisc32

mrisc32 /mrisc32

MRSIC32 ISA documentation and development

cpu isa risc mrisc32

UpdatedSep 2, 2023
TeX

AluVM /aluvm

AluVM: RISC functional machine base implementation

rust microcontrollers functional-programming virtual-machine smart-contracts blockchain embedded-systems risc instruction-set-architecture edge-computing

UpdatedMar 6, 2025
Rust

openid /sharedsignals

OpenID Shared Signals Working Group Repository

risc ssf caep sharedsignals

UpdatedMar 5, 2025
Makefile

edson-acordi /4bit-microcomputer

MikroLeo project files (schematic, PCB, assembler, emulator/debugger, circuit simulation file, documentation, example of programs etc). MikroLeo is a 4-bit microcomputer developed mainly for educational purposes and distributed for free under open-source licenses.

open-source education didactic programming cpu asm assembler computer assembly-language logic-gates alu risc oshw digital-electronics nibble 4-bit microcomputer harvard-architecture 74hctxxx

UpdatedFeb 29, 2024
Python

lxp32-cpu

lxp32 /lxp32-cpu

A lightweight, open source and FPGA-friendly 32-bit CPU core based on an original instruction set

cpu fpga assembly vhdl assembler risc wishbone soft-core risc-processor wishbone-bus risc-cpu

UpdatedDec 3, 2024
Assembly

oberon

fzipp /oberon

Project Oberon RISC emulator in Go

go emulator golang oberon risc oberon-system oberon-07 wirth wirth-oberon project-oberon

UpdatedJan 5, 2025
Go

ben-marshall /croyde-riscv

A barebones 64-bit RISC-V micro-controller class CPU, implementing the I(nteger), M(ul/div), C(ompressed) and K(ryptography) extensions.

cryptography microcontroller cpu crypto verilog mit-license systemverilog risc formal-verification yosys risc-v verilator micro-controller riscv64

UpdatedJan 31, 2022
SystemVerilog

SuperJMN /Plotty

C language compiler from scratch for a custom architecture, with virtual machine and all

c emulator parser csharp parsing compiler uwp virtual-machine net risc c-language superpower

UpdatedJun 4, 2022
C#

Improve this page

Add a description, image, and links to therisc topic page so that developers can more easily learn about it.

Curate this topic

Add this topic to your repo

To associate your repository with therisc topic, visit your repo's landing page and select "manage topics."

[8]ページ先頭

©2009-2025 Movatter.jp