phase-locked-loop
Here are 10 public repositories matching this topic...
VSDBabySoC is a small mixed-signal SoC including PLL, DAC, and a RISCV-based processor named RVMYTH.
- Updated
Jan 4, 2022 - Verilog
All Digital Phase-Locked Loop (ADPLL)
- Updated
Jan 16, 2024 - Verilog
PLL x8 clock multiplier IP integrated onto the Efabless Caravel SoC
- Updated
Dec 8, 2020 - Verilog
Digital PLL design notes
- Updated
Oct 1, 2025 - Python
This repository shows how to implement a simple PLL and a Frequency Meter using Arduino Uno.
- Updated
Aug 28, 2024 - HTML
Extract the 15MHz clock signal from 400 picosecond pulse train
- Updated
May 4, 2023 - GLSL
Arduino controller programs for the ADF4351 PLL wideband frequency synthesizer with comprehensive register library following the ADF4351 datasheet. Includes manual control and automated sweep functionality.
- Updated
Oct 27, 2025 - C++
Material from the course of Information Transmission at ENSEM - Université de Lorraine.
- Updated
Sep 17, 2023 - MATLAB
Arduino library to communicate with Analog Devices ADF4110
- Updated
Mar 22, 2025 - C++
Variants of a Phase-Locked Loop (PLL) on a FPGA in the Labview programming environment
- Updated
Apr 25, 2025 - LabVIEW
Improve this page
Add a description, image, and links to thephase-locked-loop topic page so that developers can more easily learn about it.
Add this topic to your repo
To associate your repository with thephase-locked-loop topic, visit your repo's landing page and select "manage topics."