Movatterモバイル変換


[0]ホーム

URL:


Skip to content

Navigation Menu

Search code, repositories, users, issues, pull requests...

Provide feedback

We read every piece of feedback, and take your input very seriously.

Saved searches

Use saved searches to filter your results more quickly

Sign up
#

neorv32

Here are 18 public repositories matching this topic...

neorv32

🖥️ A small, customizable and extensible MCU-class 32-bit RISC-V soft-core CPU and microcontroller-like SoC written in platform-independent VHDL.

  • UpdatedMar 16, 2025
  • VHDL

🎲 A Tiny and Platform-Independent True Random Number Generator for any FPGA (and ASIC).

  • UpdatedJan 19, 2025
  • VHDL

🔑 Technology-agnostic Physical Unclonable Function (PUF) hardware module for any FPGA.

  • UpdatedNov 5, 2022
  • VHDL

📦 Prebuilt RISC-V GCC toolchains for x64 Linux.

  • UpdatedFeb 22, 2025
  • Shell
neorv32-verilog

♻️ Convert the NEORV32 processor into a synthesizable plain-Verilog netlist module using GHDL.

  • UpdatedMar 17, 2025
  • VHDL

📁 NEORV32 projects and exemplary setups for various FPGAs, boards and (open-source) toolchains.

  • UpdatedMar 17, 2025
  • VHDL
SweetAda

✔️ Port of RISCOF to check the NEORV32 for RISC-V ISA compatibility.

  • UpdatedMar 17, 2025
  • Python

🐛 JTAG debug transport module (DTM) - compatible to the RISC-V debug specification.

  • UpdatedJan 6, 2023
  • VHDL

🌉 A transparent Wishbone-to-SPI bridge supporting Execute-In-Place (XIP).

  • UpdatedNov 29, 2021
  • VHDL

💾 FreeRTOS port for the NEORV32 RISC-V Processor.

  • UpdatedMar 17, 2025

Cross-platform compatible firmware download tool for use with the NEORV32 bootloader, written in Python

  • UpdatedSep 18, 2021
  • Python

A XModem Bootloader for the NEORV32 CPU on the DE0-Nano board.

  • UpdatedNov 2, 2023
  • C

Delivrables and code base from a CentraleSupéléc project

  • UpdatedJun 22, 2022
  • VHDL

NEORV32 and a generic FAT file system called FatFs.

  • UpdatedApr 30, 2023
  • C

[TFM] This repo contains the work developed in the SIEAV Master practices 🎓✏️📚

  • UpdatedJan 23, 2025
  • VHDL

Simulating the NEORV32 RISC-V Processor using the VUnit testing framework.

  • UpdatedMar 17, 2025
  • VHDL

A LeNet-5 implementation using C language and FPGA, obtaining more performance (Hardware) together with greater versatility (Software), uniting the two worlds. Hardening the Software and Softening the Hardware, to something in between, like Molten Iron, so a Moltenware implementation.

  • UpdatedJun 16, 2024
  • C

Improve this page

Add a description, image, and links to theneorv32 topic page so that developers can more easily learn about it.

Curate this topic

Add this topic to your repo

To associate your repository with theneorv32 topic, visit your repo's landing page and select "manage topics."

Learn more


[8]ページ先頭

©2009-2025 Movatter.jp