neorv32
Here are 18 public repositories matching this topic...
Sort:Most stars
🖥️ A small, customizable and extensible MCU-class 32-bit RISC-V soft-core CPU and microcontroller-like SoC written in platform-independent VHDL.
- Updated
Mar 16, 2025 - VHDL
🎲 A Tiny and Platform-Independent True Random Number Generator for any FPGA (and ASIC).
- Updated
Jan 19, 2025 - VHDL
🔑 Technology-agnostic Physical Unclonable Function (PUF) hardware module for any FPGA.
- Updated
Nov 5, 2022 - VHDL
♻️ Convert the NEORV32 processor into a synthesizable plain-Verilog netlist module using GHDL.
- Updated
Mar 17, 2025 - VHDL
Ada-language framework
- Updated
Mar 17, 2025 - Ada
✔️ Port of RISCOF to check the NEORV32 for RISC-V ISA compatibility.
- Updated
Mar 17, 2025 - Python
A XModem Bootloader for the NEORV32 CPU on the DE0-Nano board.
- Updated
Nov 2, 2023 - C
Delivrables and code base from a CentraleSupéléc project
- Updated
Jun 22, 2022 - VHDL
Simulating the NEORV32 RISC-V Processor using the VUnit testing framework.
- Updated
Mar 17, 2025 - VHDL
A LeNet-5 implementation using C language and FPGA, obtaining more performance (Hardware) together with greater versatility (Software), uniting the two worlds. Hardening the Software and Softening the Hardware, to something in between, like Molten Iron, so a Moltenware implementation.
- Updated
Jun 16, 2024 - C
Improve this page
Add a description, image, and links to theneorv32 topic page so that developers can more easily learn about it.
Add this topic to your repo
To associate your repository with theneorv32 topic, visit your repo's landing page and select "manage topics."