functional-verification
Here are 25 public repositories matching this topic...
Language:All
Sort:Most stars
A Framework for Design and Verification of Image Processing Applications using UVM
- Updated
Nov 27, 2017 - SystemVerilog
A simple UVM example with DPI
- Updated
Aug 7, 2017 - SystemVerilog
Designing means to communicate as an SPI master, being a part of AXI interface
- Updated
Sep 14, 2023 - Verilog
Implements a simple UVM based testbench for a simple memory DUT.
- Updated
Oct 26, 2019 - SystemVerilog
A simple UVM testbench using UVM Connect and Octave
- Updated
Aug 7, 2017 - SystemVerilog
This repository is meant for learning UVM using SystemVerilog. Through a verification environment, some hardware verification concepts are applied for a calculator with the four basic operations.
- Updated
May 24, 2025 - SystemVerilog
Apply dataclasses concept to testbench automation in Python
- Updated
Oct 9, 2022 - Python
A simple testbench with two refmods using UVM Connect
- Updated
Aug 7, 2017 - SystemVerilog
UVM VIP for Single Port RAM Synchronous Read/Write
- Updated
Jul 15, 2020 - SystemVerilog
UVM testbench for verifying a packet router using the YAPP (Yet Another Packet Protocol)
- Updated
Jun 24, 2025 - SystemVerilog
UVM-based functional verification of an APB-based UART Master Core RTL. Includes multi-agent environment, assertions, coverage collection, and multiple test scenarios (full/half duplex, parity, framing, timeout errors) achieving 100% functional coverage and protocol compliance.
- Updated
Nov 1, 2025 - SystemVerilog
Layered SystemVerilog testbench for verifying a parameterized Synchronous FIFO. Includes directed and constrained-random tests, functional coverage, assertions, and scoreboard-based checking.
- Updated
Jun 24, 2025 - SystemVerilog
A complete UVM-based verification environment for validating YAPP Router functionality using SystemVerilog and Cadence Xcelium, featuring advanced sequences, virtual interfaces, and coverage analysis.
- Updated
Jun 27, 2025 - SystemVerilog
A Verilog RTL design of a 1x3 packet router with a complete UVM testbench for verification. Includes FIFO buffers, FSM control, assertions, coverage, and synthesis support.
- Updated
Sep 3, 2025 - JavaScript
Simplified Advanced Encryption Standard (S-AES) Design and Verification Using System Verilog and UVM.
- Updated
Oct 6, 2024 - SystemVerilog
SystemVerilog DV of a RISC-V register file with fault injection and coverage analysis
- Updated
Jul 19, 2025 - SystemVerilog
Provides Eclipse plug-ins for developing Accellera PSS
- Updated
Dec 7, 2019 - Rich Text Format
First and Last Project for STRUCTURED DESIGN OF INTEGRATED CIRCUITS discipline at UFPB. 24h clock with system verilog + Functional verification.
- Updated
Nov 11, 2023 - SystemVerilog
- Updated
Apr 9, 2023 - Verilog
Improve this page
Add a description, image, and links to thefunctional-verification topic page so that developers can more easily learn about it.
Add this topic to your repo
To associate your repository with thefunctional-verification topic, visit your repo's landing page and select "manage topics."