ddr3
Here are 30 public repositories matching this topic...
Sort:Most stars
Opensource DDR3 Controller
- Updated
Jun 14, 2025 - Verilog
SPD Reader & Writer with Software Write Protection capabilities supporting Arduino and SMBus
- Updated
Jun 23, 2024 - C#
DDR3 Controller v1.65, 16 read/write ports, configurable widths, priority, auto-burst size & cache on each port. VGA/HDMI multiwindow video controller with alpha-blended layers. Docs & TBs included.
- Updated
Apr 8, 2024 - SystemVerilog
A DDR3(L) PHY and controller, written in Verilog, for Xilinx 7-Series FPGAs
- Updated
Dec 1, 2022 - Verilog
mirror ofhttps://git.elphel.com/Elphel/eddr3
- Updated
Oct 16, 2017 - Verilog
A RISC-V SBC based around the LambdaConcept USB2Sniffer FPGA board.
- Updated
May 10, 2020 - Verilog
Open hardware compute module with Allwinner A13 (ARM-A8@1GHZ), DDR3 (max 512MB) and expansions (USB, GPIO, WiFi, LCD, Audio)
- Updated
Jul 19, 2025
M.2 PCIe Artix 7 FPGA Accelerator Card
- Updated
Mar 17, 2025 - C
A curated list of awesome Rowhammer papers, tools, and info resources. 👉 Content coming soon, stay tuned!
- Updated
Jun 17, 2022
Demo board for the i.MX6ULL Single-Core Processor with Arm Cortex-A7 Core
- Updated
Nov 27, 2024
Improve this page
Add a description, image, and links to theddr3 topic page so that developers can more easily learn about it.
Add this topic to your repo
To associate your repository with theddr3 topic, visit your repo's landing page and select "manage topics."