Movatterモバイル変換


[0]ホーム

URL:


Skip to content

Navigation Menu

Sign in
Appearance settings

Search code, repositories, users, issues, pull requests...

Provide feedback

We read every piece of feedback, and take your input very seriously.

Saved searches

Use saved searches to filter your results more quickly

Sign up
Appearance settings
#

combinational-logic

Here are 45 public repositories matching this topic...

A 32-bit ALU using combinational logic written in Verilog.

  • UpdatedOct 18, 2019
  • C

An efficient combinatorics library for JavaScript to generate and get the list of all Permutations and Combinations with the ability to enable or disable repetition. (utilizing ES2015 generators)

  • UpdatedOct 26, 2022
  • JavaScript

This is a Combinational Circuit Logic Simulation Tool. There is a C++ version and a C version.

  • UpdatedMay 17, 2022
  • C++

Design of the implementation of a calculator connected on the integrated FPGA

  • UpdatedApr 1, 2024
  • VHDL

Source code for various Verilog-based projects and assignments

  • UpdatedNov 8, 2018
  • Verilog
Simple-Kotlin-Project

Simple Kotlin Project Using Kotlin Language

  • UpdatedMar 17, 2025
  • Kotlin

VHDL projects for combinational and sequential logic design on FPGA.

  • UpdatedDec 18, 2024
  • VHDL

This project implements a 4-bit binary to hexadecimal decoder using basic logic gates, driving a common anode 7-segment display. Designed for simulation in CircuitVerse, it demonstrates practical digital logic design skills for use in embedded systems, control circuits, and digital displays.

  • UpdatedApr 28, 2025

This repository contains synthesizable VHDL code for basic combinational logic circuits such as Adder with register, 2:4 decoder, 4:2 priority encoder, Multiplier with register and other circuits.

  • UpdatedDec 19, 2021
  • VHDL

MUX VHDL | Układ kombinacyjny VHDL

  • UpdatedMar 27, 2022
  • VHDL

Codes written by me in my Digital Logic Design course.

  • UpdatedJan 23, 2020
  • HTML

VHDL implementations of half-adders, full-adders, and a 4-bit adder for digital circuit design

  • UpdatedOct 18, 2023
  • VHDL

simulation of essential combinational logic circuits with boolean algebra

  • UpdatedMar 27, 2021
  • Python

This script lists out all paths from inputs to outputs of an input combinational circuit in the form of structural/gate-level modelling in verilog. The BFS graph algorithm is used.

  • UpdatedNov 4, 2020
  • Python

These are the assignments of Second year Analog Digital Electronicd subject

  • UpdatedOct 31, 2022

CPEN 211: Computing Systems I

  • UpdatedMar 13, 2025
  • SystemVerilog

Improve this page

Add a description, image, and links to thecombinational-logic topic page so that developers can more easily learn about it.

Curate this topic

Add this topic to your repo

To associate your repository with thecombinational-logic topic, visit your repo's landing page and select "manage topics."

Learn more


[8]ページ先頭

©2009-2025 Movatter.jp