adder
Here are 160 public repositories matching this topic...
Language:All
Sort:Most stars
Telegram Members Adding Software/Script Using Termux.
- Updated
Nov 8, 2025 - Python
Scrape Telegram group members (hidden members also) and add them to yours.
- Updated
Aug 3, 2025
Implementation of a simple SIMD processor in Verilog, core of which is a 16-bit SIMD ALU. 2's compliment calculations are implemented in this ALU. The ALU operation will take two clocks. The first clock cycle will be used to load values into the registers. The second will be for performing the operations. 6-bit opcodes are used to select the fun…
- Updated
Jul 17, 2022 - Verilog
Create fast and efficient standard cell based adders, multipliers and multiply-adders.
- Updated
Sep 20, 2023 - Python
This repository contains source code for past labs and projects involving FPGA and Verilog based designs
- Updated
Oct 2, 2019 - Verilog
Scraper, Adder, Forwarder, Copy, Report And More! Easy to use and no coding-knowledge required. A tool to scrape members, add members and many other functions.
- Updated
Oct 11, 2025 - Python
HackerRank Certification Question
- Updated
Jul 18, 2025 - Python
16-bit Adder Multiplier hardware on Digilent Basys 3
- Updated
Aug 3, 2023 - Verilog
Implementing Different Adder Structures in Verilog
- Updated
Sep 3, 2019 - Verilog
🚀 A tool to automate the process of reporting and many more functions (+43 functions). No coding skills required and very easy to use.
- Updated
Oct 15, 2025 - Python
Telegram Group Parser/Scraper and user Adder via id or username with proxy support
- Updated
Sep 16, 2024 - Python
This script generates and analyzes prefix tree adders.
- Updated
Apr 9, 2021 - Python
Verilog for ASIC Design
- Updated
Sep 13, 2021 - Verilog
Posit Arithmetic Cores generated with FloPoCo
- Updated
Jun 25, 2024 - VHDL
Using this tool you can easily add so many members from any group to your group. Less than 2 minutes. Super easy. Time saver. But this tool is only for educational purpose. You could be banned from Telegram. So be careful. Recommanded to use this tool only on Termux.
- Updated
Jul 11, 2021 - Python
Computer Architecture -VLSI -Verilog Codes-Xilinx-Irsim
- Updated
May 8, 2021 - Verilog
Adds members of another group to another group
- Updated
Sep 9, 2022 - Python
Materials for the Computer Science course, Digital Design (Logic Circuits)
- Updated
Apr 25, 2022 - C++
Improve this page
Add a description, image, and links to theadder topic page so that developers can more easily learn about it.
Add this topic to your repo
To associate your repository with theadder topic, visit your repo's landing page and select "manage topics."