Movatterモバイル変換


[0]ホーム

URL:


Skip to content

Navigation Menu

Sign in
Appearance settings

Search code, repositories, users, issues, pull requests...

Provide feedback

We read every piece of feedback, and take your input very seriously.

Saved searches

Use saved searches to filter your results more quickly

Sign up
Appearance settings

Assignment 3, Digital Logic Design Lab, Spring 2021, IIT Bombay

NotificationsYou must be signed in to change notification settings

scriptographers/CS254-Assignment-3

Folders and files

NameName
Last commit message
Last commit date

Latest commit

 

History

26 Commits
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 

Repository files navigation

CS 254: Assignment 3Team Members:1. Devansh Jain  (190100044)2. Harshit Varma (190100055)File Descriptions:In all questions, we used ROBDDs to design the given circuit using 2x1 MUXes.Q1:    TwoByOneMux.vhd     : 2x1 MUX using structural modelling    FourByTwoEncode.vhd : 4x2 Encoder made using only 2x1 MUXes    waveform.jpg        : Screenshot of the simulation resultsQ2:    TwoByOneMux.vhd     : 2x1 MUX using structural modelling    TwoByFourDecode.vhd : 2x4 Decoder made using only 2x1 MUXes    waveform.jpg        : Screenshot of the simulation resultsQ3:    TwoByOneMux.vhd     : 2x1 MUX using structural modelling    OnebitHalfAdd.vhd   : One bit half adder made using only 2x1 MUXes    waveform.jpg        : Screenshot of the simulation resultsQ4:    TwoByOneMux.vhd     : 2x1 MUX using structural modelling    OnebitFullAdd.vhd   : One bit full adder made using only 2x1 MUXes    waveform.jpg        : Screenshot of the simulation results

About

Assignment 3, Digital Logic Design Lab, Spring 2021, IIT Bombay

Topics

Resources

Stars

Watchers

Forks

Contributors2

  •  
  •  

Languages


[8]ページ先頭

©2009-2025 Movatter.jp