Uh oh!
There was an error while loading.Please reload this page.
- Notifications
You must be signed in to change notification settings - Fork83
Open
Description
Hello,
when I switch between systemverilog files, in VSCode output terminal in Verilog tab, the following error appears:
2025-07-10 19:48:36.650 [info] [VerilogDocumentSymbolProvider] [VerilogSymbol] Symbols Requested: file://<path>.sv2025-07-10 19:48:36.650 [info] indexing "<path>.sv"2025-07-10 19:48:36.650 [info] executing ctags2025-07-10 19:48:36.650 [info] building symbols2025-07-10 19:48:36.650 [error] No output from ctags2025-07-10 19:48:36.650 [info] [VerilogDocumentSymbolProvider] 0 top-level symbols returnedDo you have any idea why? Also tried to make run some language servers but was unable to make port name completions and this kind of stuff work. Does it relate? These errors appear even if no LS is enabled.
Metadata
Metadata
Assignees
Labels
No labels