🧉
Mateanding
Almost Computer engineering from UNC - Argentina. Interested in everything to do with RTL , computer architecture, OS dev, HPC, compilers, DSP and ML
- Argentina
PinnedLoading
- 2dconv-FPGA
2dconv-FPGA Public archiveA 2D convolution hardware implementation written in Verilog
- FCN-car-segmentation
FCN-car-segmentation PublicA Fully Convolutional Network for car sergmentation
Python
Something went wrong, please refresh the page to try again.
If the problem persists, check theGitHub status page orcontact support.
If the problem persists, check theGitHub status page orcontact support.