|
34 | 34 | #ifCONFIG_IDF_TARGET_ESP32// ESP32/PICO-D4 |
35 | 35 | #include"xtensa_timer.h" |
36 | 36 | #include"esp32/rom/rtc.h" |
37 | | -staticconstchar*clock_source_names[]= {"XTAL","PLL","8.5M","APLL"}; |
| 37 | +staticconstchar*clock_source_names[]= {"XTAL","PLL","8.5M","APLL"}; |
38 | 38 | #elifCONFIG_IDF_TARGET_ESP32S2 |
39 | 39 | #include"xtensa_timer.h" |
40 | 40 | #include"esp32s2/rom/rtc.h" |
41 | | -staticconstchar*clock_source_names[]= {"XTAL","PLL","8.5M","APLL"}; |
| 41 | +staticconstchar*clock_source_names[]= {"XTAL","PLL","8.5M","APLL"}; |
42 | 42 | #elifCONFIG_IDF_TARGET_ESP32S3 |
43 | 43 | #include"xtensa_timer.h" |
44 | 44 | #include"esp32s3/rom/rtc.h" |
45 | | -staticconstchar*clock_source_names[]= {"XTAL","PLL","17.5M"}; |
| 45 | +staticconstchar*clock_source_names[]= {"XTAL","PLL","17.5M"}; |
46 | 46 | #elifCONFIG_IDF_TARGET_ESP32C2 |
47 | 47 | #include"esp32c2/rom/rtc.h" |
48 | | -staticconstchar*clock_source_names[]= {"XTAL","PLL","17.5M"}; |
| 48 | +staticconstchar*clock_source_names[]= {"XTAL","PLL","17.5M"}; |
49 | 49 | #elifCONFIG_IDF_TARGET_ESP32C3 |
50 | 50 | #include"esp32c3/rom/rtc.h" |
51 | | -staticconstchar*clock_source_names[]= {"XTAL","PLL","17.5M"}; |
| 51 | +staticconstchar*clock_source_names[]= {"XTAL","PLL","17.5M"}; |
52 | 52 | #elifCONFIG_IDF_TARGET_ESP32C6 |
53 | 53 | #include"esp32c6/rom/rtc.h" |
54 | | -staticconstchar*clock_source_names[]= {"XTAL","PLL","17.5M"}; |
| 54 | +staticconstchar*clock_source_names[]= {"XTAL","PLL","17.5M"}; |
55 | 55 | #elifCONFIG_IDF_TARGET_ESP32H2 |
56 | 56 | #include"esp32h2/rom/rtc.h" |
57 | | -staticconstchar*clock_source_names[]= {"XTAL","PLL","8.5M","FLASH_PLL"}; |
| 57 | +staticconstchar*clock_source_names[]= {"XTAL","PLL","8.5M","FLASH_PLL"}; |
58 | 58 | #elifCONFIG_IDF_TARGET_ESP32P4 |
59 | 59 | #include"esp32p4/rom/rtc.h" |
60 | | -staticconstchar*clock_source_names[]= {"XTAL","CPLL","17.5M"}; |
| 60 | +staticconstchar*clock_source_names[]= {"XTAL","CPLL","17.5M"}; |
61 | 61 | #elifCONFIG_IDF_TARGET_ESP32C5 |
62 | 62 | #include"esp32c5/rom/rtc.h" |
63 | | -staticconstchar*clock_source_names[]= {"XTAL","17.5M","PLL_F160M","PLL_F240M"}; |
| 63 | +staticconstchar*clock_source_names[]= {"XTAL","17.5M","PLL_F160M","PLL_F240M"}; |
64 | 64 | #elifCONFIG_IDF_TARGET_ESP32C61 |
65 | 65 | #include"esp32c61/rom/rtc.h" |
66 | | -staticconstchar*clock_source_names[]= {"XTAL","17.5M","PLL_F160M"}; |
| 66 | +staticconstchar*clock_source_names[]= {"XTAL","17.5M","PLL_F160M"}; |
67 | 67 | #else |
68 | 68 | #error Target CONFIG_IDF_TARGET is not supported |
69 | 69 | #endif |
@@ -251,7 +251,8 @@ const char *getSupportedCpuFrequencyMhz(uint8_t xtal) { |
251 | 251 | boolsetCpuFrequencyMhz(uint32_tcpu_freq_mhz) { |
252 | 252 | rtc_cpu_freq_config_tconf,cconf; |
253 | 253 | uint32_tcapb,apb; |
254 | | - [[maybe_unused]]uint8_txtal=0; |
| 254 | + [[maybe_unused]] |
| 255 | +uint8_txtal=0; |
255 | 256 |
|
256 | 257 | // ===== Get XTAL Frequency and validate input ===== |
257 | 258 | #ifTARGET_HAS_XTAL_FREQ |
|