- Notifications
You must be signed in to change notification settings - Fork17
Releases: dpretet/svut
v1.10.0: Support FST waveform format
A new argument-fst allows to dump FST waveform. Supported for both Icarus and Verilator. SV and C++ templates ready to use to support FST.
Assets2
Uh oh!
There was an error while loading.Please reload this page.
v1.9.3: Avoid error count on UNIT_TEST_END call
Prevent Additional Error Count Increment in UNIT_TEST_END#31
Assets2
Uh oh!
There was an error while loading.Please reload this page.
v1.9.2: Fix Release
Assets2
Uh oh!
There was an error while loading.Please reload this page.
v1.9.1
Macros to displayMSG/INFO/WARNING/CRITICAL/ERROR now display file name and line number from where the macro is used
Assets2
Uh oh!
There was an error while loading.Please reload this page.
v1.9.0
Added support for specifying tests dir
Assets2
Uh oh!
There was an error while loading.Please reload this page.
v1.8.0
New release providing Pypi distribution and misc. fixes
Assets2
Uh oh!
There was an error while loading.Please reload this page.
v1.6.1: Fix missing defines in Verilator command
Assets2
Uh oh!
There was an error while loading.Please reload this page.
v1.6.0
Misc. updates for this new iteration:
- pass to python 3 and clean the code
- rely in python template engine for SystemVerilog and cpp generated files
- add more information in README
- move to GitHub Actions and enhance the regression scope
- start a first support of Verilator. Execution is OK, needs to enhance cpp template and prepare a svut.h to bring equivalent SystemVerilog macros in C++ world. Will be probably minimal and based on existing unit test flow
Assets2
Uh oh!
There was an error while loading.Please reload this page.
v1.5.6
A minor release to print SVUT version, start and stop time of the execution
Assets2
Uh oh!
There was an error while loading.Please reload this page.
v1.5.4: Fix: Correct reg string substitution during instance creation to avoid
corruption of word like 'arregion' to 'arlogicion'
Assets2
Uh oh!
There was an error while loading.Please reload this page.