- Notifications
You must be signed in to change notification settings - Fork1
This project is made using verilog on Xilinx. This will help in changing the pulse width of the output wave by using two signals that are increase duty cycle & decrease duty cycle. This repository contains the verilog module code & also the test bench code.
amartya-singh/PWM-generator-using-verilog
Folders and files
| Name | Name | Last commit message | Last commit date | |
|---|---|---|---|---|
Repository files navigation
This project is made using verilog on Xilinx. This will help in changing the pulse width of the output wave by using two signals that are increase duty cycle & decrease duty cycle.
Just unzip the PWMgenerator folder & open PWMgenerator.xise in xilinx software.Then run the test bench.
This project is taken from:https://www.fpga4student.com/2017/08/verilog-code-for-pwm-generator.html
About
This project is made using verilog on Xilinx. This will help in changing the pulse width of the output wave by using two signals that are increase duty cycle & decrease duty cycle. This repository contains the verilog module code & also the test bench code.
Topics
Resources
Uh oh!
There was an error while loading.Please reload this page.
Stars
Watchers
Forks
Releases
Packages0
Uh oh!
There was an error while loading.Please reload this page.