🖥️
Fully self-learnt programmer and paralegal
- United States of America
- https://thraetaona.github.io/
- https://orcid.org/0000-0003-1393-6804
Highlights
PinnedLoading
- A Simple VHDL Abstraction of an Effi...
A Simple VHDL Abstraction of an Efficient Clock Prescaler Using Cascading Shift Registers 1-------------------------------------------------------------------------------
2-- SPDX-License-Identifier: LGPL-3.0-or-later or CERN-OHL-W-2.0
3--
4-- srl_prescaler.vhd: A Simple VHDL Abstraction of an Efficient Clock
5-- Prescaler Using Cascading Shift Registers.
Something went wrong, please refresh the page to try again.
If the problem persists, check theGitHub status page orcontact support.
If the problem persists, check theGitHub status page orcontact support.