Movatterモバイル変換


[0]ホーム

URL:


Jump to content
WikipediaThe Free Encyclopedia
Search

Tejas and Jayhawk

From Wikipedia, the free encyclopedia

Tejas was a code name forIntel'smicroprocessor, which was to be a successor to the latestPentium 4 with thePrescott core and was sometimes referred to asPentium V.[1]Jayhawk was a code name for itsXeon counterpart. The cancellation of the processors in May 2004 underscored Intel's historical transition of its focus on single-core processors tomulti-core processors.

History

[edit]

In early 2003, Intel showed Tejas and a plan to release it sometime in 2004 with possible delays into 2005. Its development however, was cancelled on May 7, 2004.[2] Analysts attribute these issues to heat and power consumption problems due to Intel's goal of reaching ever higher clock speeds, at the detriment of work done per clock (and therefore performance per clock). This was already the case with Prescott and its mediocre performance increase overNorthwood despite higher clock speeds, not to mention heavy competition fromAdvanced Micro Devices with theirAthlon 64. Prescott was supposed to attain >5 GHz speeds with ease, yet this was not possible due to physical limitations such as heat generated and power consumed at ambient temperatures (the "power wall"). Tejas went even further ahead with this paradigm, with Intel targeting 10 GHzclock speeds by 2011 trying to fulfill the prediction made byAndrew Grove in his keynote speech at the 1996COMDEX/Fall.[3] Soon enough it was clear this represented a dead end.

This cancellation reflected Intel's intention to focus on dual-core chips for theItanium platform. With respect todesktop processors, Intel's development efforts shifted to thePentium M microarchitecture (itself a derivative of theP6 microarchitecture last used in thePentium III) used in theCentrino notebook platform, which offered greatly improved performance per watt compared to Prescott and otherNetBurst designs. The result of modernizing the P6 microarchitecture was theCore processor line, and later theCore 2 line, offering Intel's first native dual core products for desktops andlaptops while regaining the performance crown[4] back from AMD.

This defined the end for the NetBurst architecture, with Core setting the foundation and path for power efficient architectures that followed along theTick–tock model. Although NetBurst was a dead end for the company, its concepts were later reused and repurposed[5] inSandy Bridge.

To bridge the gap left by Tejas' cancellation in the x86 market, Intel did one last revision to NetBurst, codenamedCedar Mill (single core) and Presler (dual core).

Design and microarchitecture

[edit]

Tejas and Jayhawk were to make several improvements on the Pentium 4'sNetBurst microarchitecture. Tejas was originally to be built on a90 nm process, later moving to a65 nm process. The 90 nm version of the processor was reported to have 1 MB L2cache, while the 65 nm chip would increase the cache to 2 MB. There was also to be adual core version of Tejas calledCedarmill (orCedar Mill depending on the source). ThisCedarmill should not be confused with the 65 nm Cedar Mill-based Pentium 4, which appears to be what the codename was recycled for.

A thermal sample of an Intel Jayhawk CPU, with theSspec QBGC

Thetrace cache capacity would likely have been increased, and the number of pipeline stages was increased to between 40 and 50 stages.[6] There would have been an improved version ofHyper-Threading, as well as a new version ofSSE, which was later backported to the Intel Core 2 series and namedSSSE3. Tejas was slated to operate at frequencies of 7GHz[1] or higher. However, it's likely that Tejas wouldn't have had linear performance scaling, as it would on average have executed fewer instructions per clock cycle due to more pipeline bubbles from branch mispredicts and data cache misses. Also, it would have run hotter as well with aTDP much higher than the Prescott core of Pentium 4. The CPU was cancelled late in its development after it had reached itstapeout phase.[6]

Initial claims reported early samples of single core 90 nm Tejas running at 2.8 GHz and rated for 150 W TDP on theLGA 775 socket,[7] a notable increase over single core 90 nm Prescott (Pentium 4 521, 2.8 GHz, 84 W TDP)[8] and higher than 90 nm dual core Smithfield (Pentium D 820, 2.8 GHz, 95 W TDP).[9] In contrast, 65 nm dual core Core 2 Duo processors had a maximum of 65 W TDP (E6850, 3.00 GHz)[10] while being much more efficient with markedly higher performance per clock.

However, the existence ofengineering samples have been challenged and no source indicates that tape-out of Tejas ever existed - the sample shown in theAnandTech article[7] being a Prescott B0 ES.[11] Most probably only thermal samples of Tejas were produced.

See also

[edit]

References

[edit]
  1. ^abDutton, Paul."Pentium V will launch with 64-bit Windows Elements". The Inquirer. Archived from the original on May 11, 2009. Retrieved31 March 2013.
  2. ^"Intel cancels Tejas, moves to dual-core designs".EETimes. 2004-05-07.
  3. ^Grove, Andrew S."Intel Keynote Transcript".www.intel.com. Retrieved2024-11-29.
  4. ^Shimpi, Anand Lal."Intel's Core 2 Extreme & Core 2 Duo: The Empire Strikes Back".www.anandtech.com. Retrieved2023-06-24.
  5. ^"Intel's Netburst: Failure is a Foundation for Success".Chips and Cheese. 2022-06-17. Retrieved2023-06-24.
  6. ^abChip magicians at work: patching at 45nm
  7. ^abShimpi, Anand Lal."Covert Ops in Taiwan - Intel Tejas & Socket 775 Unveiled". Retrieved2016-12-01.
  8. ^"Intel® Pentium® 4 Processor 521 supporting HT Technology (1M Cache, 2.80 GHz, 800 MHz FSB) Specifications".Intel® ARK (Product Specs). Retrieved2016-12-01.
  9. ^"Intel® Pentium® D Processor 820 (2M Cache, 2.80 GHz, 800 MHz FSB) Specifications".Intel® ARK (Product Specs). Retrieved2016-12-01.
  10. ^"Intel® Core™2 Duo Processor E6850 (4M Cache, 3.00 GHz, 1333 MHz FSB) Specifications".Intel® ARK (Product Specs). Retrieved2016-12-01.
  11. ^Samuel Demeulemeester (2018-09-11)."J'ai enfin résolu un mystère vieux de 15 ans : ce post de [anandtech] qui disait en janvier [2004] avoir une photo de Tejas alors que mes sources affirmaient que Tejas n'avait jamais tape-out. J'ai retrouvé le CPU ... et c'est un Prescott B0 ES" [I finally solved a 15-years-old mystery: this anandtech post saying in January [2004] to have a photograph of Tejas whereas my sources stated that Tejas was never tape-out. I found the CPU ... and it's a Prescott B0 ES.]. Retrieved2018-09-12.

General

[edit]
Intel CPU core roadmaps fromP6 to Panther Lake
Atom (ULV)Node namePentium/Core
Microarch.StepMicroarch.Step
600 nmP6Pentium Pro
(133 MHz)
500 nmPentium Pro
(150 MHz)
350 nmPentium Pro
(166–200 MHz)
Klamath
250 nmDeschutes
KatmaiNetBurst
180 nmCoppermineWillamette
130 nmTualatinNorthwood
Pentium MBaniasNetBurst(HT)NetBurst(×2)
90 nmDothanPrescottPrescott‑2MSmithfield
TejasCedarmill (Tejas)
65 nmYonahNehalem (NetBurst)Cedar MillPresler
CoreMerom4 cores on mainstream desktop,DDR3 introduced
BonnellBonnell45 nmPenryn
NehalemNehalemHT reintroduced, integratedMC, PCH
L3-cache introduced, 256KB L2-cache/core
Saltwell32 nmWestmereIntroduced GPU on same package andAES-NI
Sandy BridgeSandy BridgeOn-die ring bus, no more non-UEFI motherboards
SilvermontSilvermont22 nmIvy Bridge
HaswellHaswellFully integrated voltage regulator
Airmont14 nmBroadwell
SkylakeSkylakeDDR4 introduced on mainstream desktop
GoldmontGoldmontKaby Lake
Coffee Lake6 cores on mainstream desktop
Amber LakeMobile-only
Goldmont PlusGoldmont PlusWhiskey LakeMobile-only
Coffee Lake Refresh8 cores on mainstream desktop
Comet Lake10 cores on mainstream desktop
Sunny CoveCypress Cove (Rocket Lake)Backported Sunny Cove microarchitecture for 14nm
TremontTremont10 nmSkylakePalm Cove (Cannon Lake)Mobile-only
Sunny CoveSunny Cove (Ice Lake)512 KB L2-cache/core
Willow Cove (Tiger Lake)Xe graphics engine
GracemontGracemontIntel 7
(10nm ESF)
Golden CoveGolden Cove (Alder Lake)Hybrid, DDR5, PCIe 5.0
Raptor Cove (Raptor Lake)
CrestmontCrestmontIntel 4Redwood CoveMeteor LakeMobile-only
NPU,chiplet architecture
SkymontSkymontTSMC N3BLion CoveLunar LakeLow power mobile only (9-30W)
Arrow Lake
Intel 3Arrow Lake-U
DarkmontDarkmontIntel 18ACougar CovePanther Lake
  • Strike-through indicates cancelled processors
  • Bold names are microarchitectures
  • Italic names are future processors
Lists
Microarchitectures
IA-32 (32-bit x86)
x86-64 (64-bit)
x86ULV
Current products
x86-64 (64-bit)
Discontinued
BCD oriented (4-bit)
pre-x86 (8-bit)
Earlyx86 (16-bit)
x87 (externalFPUs)
8/16-bit databus
8087 (1980)
16-bit databus
80C187
80287
80387SX
32-bit databus
80387DX
80487
IA-32 (32-bit x86)
x86-64 (64-bit)
Other
Related
This articleneeds additional or more specificcategories. Pleasehelp out byadding categories to it so that it can be listed with similar articles.(November 2023)
Retrieved from "https://en.wikipedia.org/w/index.php?title=Tejas_and_Jayhawk&oldid=1262181550"
Category:
Hidden categories:

[8]ページ先頭

©2009-2025 Movatter.jp