 | This articlerelies excessively onreferences toprimary sources. Please improve this article by addingsecondary or tertiary sources. Find sources: "PowerPC e6500" – news ·newspapers ·books ·scholar ·JSTOR(September 2017) (Learn how and when to remove this message) |
| POWER,PowerPC, andPower ISA architectures |
|---|
| NXP (formerly Freescale and Motorola) |
| IBM |
|
| IBM/Nintendo |
| Other |
| Related links |
| Cancelled in gray,historic in italic |
ThePowerPC e6500 is amultithreaded64-bitPower ISA-basedmicroprocessorcore fromFreescale Semiconductor (now part ofNXP). e6500 will power the entire range ofQorIQ AMP Seriessystem on a chip (SoC) processors which share the common naming scheme: "Txxxx". Hard samples, manufactured on a 28 nm process, available in early 2012 with full production later in 2012.
It has a revised memory subsystem compared to the previouse5500 core with four cores combined into a CPU Cluster, sharing a large L2 cache and the e6500 cores supports up to eight CPU Clusters for very large multiprocessing implementations. The core is the first multithreaded core designed by Freescale and reintroduces an enhanced version ofAltiVec to their products. The multithreading allows for two virtual cores per hard core and is organized as 2x2-way superscalar.[1] One virtual core in an e6500 can often perform better than an entire e5500 core since Freescale essentially duplicated a lot of logic instead of just virtualizing it, in addition to other enhancements to the core.
Each core has five integer units (four simple and one complex), two load-store units, one128-bit AltiVec unit, 32+32 kB instruction and data L1 caches. Speeds range up to 2.5 GHz, and the core is designed to be highly configurable via theCoreNet fabric and meet the specific needs ofembedded applications with features likemulti-core operation and interface for auxiliary application processing units (APU).
The e6501 core is a revision introduced in 2013 with enhanced virtualization interrupt support.[2]