 | This articlemay be too technical for most readers to understand. Pleasehelp improve it tomake it understandable to non-experts, without removing the technical details.(February 2025) (Learn how and when to remove this message) |
 | This articleneeds additional citations forverification. Please helpimprove this article byadding citations to reliable sources. Unsourced material may be challenged and removed. Find sources: "PCI configuration space" – news ·newspapers ·books ·scholar ·JSTOR(February 2025) (Learn how and when to remove this message) |
PCI configuration space is the underlying way that theConventional PCI,PCI-X andPCI Express perform auto configuration of the cards inserted into their bus.
PCI devices have a set of registers referred to asconfiguration space and PCI Express introducesextended configuration space for devices. Configuration space registers are mapped to memory locations. Device drivers and diagnostic software must have access to the configuration space, and operating systems typically useAPIs to allow access to device configuration space. When the operating system does not have access methods defined or APIs for memory mapped configuration space requests, the driver or diagnostic software has the burden to access the configuration space in a manner that is compatible with the operating system's underlying access rules. In all systems, device drivers are encouraged to use APIs provided by the operating system to access the configuration space of the device.
One of the major improvements thePCI Local Bus had over other I/O architectures was its configuration mechanism. In addition to the normal memory-mapped and I/O port spaces, each device function on the bus has aconfiguration space, which is 256 bytes long, addressable by knowing the eight-bit PCIbus, five-bit device, and three-bit function numbers for the device (commonly referred to as theBDF orB/D/F, as abbreviated frombus/device/function). This allows up to 256 buses, each with up to 32 devices, each supporting eight functions. A single PCIexpansion card can respond as a device and must implement at least function number zero. The first 64 bytes of configuration space are standardized; the remainder are available for vendor-defined purposes. Some high-end computers support more than one PCI domain (or PCI segment); each PCI segment supports up to 256 buses. A PCI segment may be referred to aPCI root bridge.
In order to allow more parts of configuration space to be standardized without conflicting with existing uses, there can be a list ofcapabilities defined within the remaining 192 bytes of PCI configuration space. Each capability has one byte that describes which capability it is, and one byte to point to the next capability. The number of additional bytes depends on the capability ID. If capabilities are being used, a bit in theStatus register is set, and a pointer to the first in alinked list of capabilities is provided in theCap. pointer register defined in the Standardized Registers.
PCI-X 2.0 andPCI Express introduced an extended configuration space, up to 4096 bytes. The only standardized part of extended configuration space is the first four bytes at0x100 which are the start of an extended capability list. Extended capabilities are very much like normal capabilities except that they can refer to any byte in the extended configuration space (by using 12 bits instead of eight), have a four-bit version number and a 16-bit capability ID. Extended capability IDs overlap with normal capability IDs, but there is no chance of confusion as they are in separate lists.
TheDevice ID (DID) andVendor ID (VID) registers identify the device (such as anIC), and are commonly called thePCI ID. The 16-bit vendor ID is allocated by thePCI-SIG. The 16-bit device ID is then assigned by the vendor. There is an inactive project to collect all known Vendor and Device IDs. (See theexternal links below.)
TheStatus register is used to report which features are supported and whether certain kinds of errors have occurred. TheCommand register contains a bitmask of features that can be individually enabled and disabled. TheHeader Type register values determine the different layouts of remaining 48 bytes (64 − 16) of the header, depending on the function of the device. That is, Type 1 headers for Root Complex, switches, and bridges. Then Type 0 for endpoints. TheCache Line Size register must be programmed before the device is told it can use the memory-write-and-invalidate transaction. This should normally match theCPU's cache line size, but the correct setting is system dependent. This register does not apply to PCI Express.
TheSubsystem ID (SSID) and theSubsystem Vendor ID (SVID) differentiate specific model (such as an add-in card). While the Vendor ID is that of thechipset manufacturer, the Subsystem Vendor ID is that of the card manufacturer. The Subsystem ID is assigned by the subsystem vendor, the Device ID is assigned by the chipset manufacturer. As an example, in the case ofwireless network cards, the chip manufacturer might beIntel orBroadcom orAtheros, and the card manufacturer might beNetgear orHewlett-Packard. Generally, the Vendor ID–Device ID combination designates whichdriver the host should load in order to handle the device, as all cards with the same VID:DID combination can be handled by the same driver. The Subsystem Vendor ID–Subsystem ID combination identifies the card, which is the kind of information the driver may use to apply a minor card-specific change in its operation.
To address a PCI device, it must be enabled by being mapped into the system's I/O port address space ormemory-mapped address space. The system'sfirmware (e.g.BIOS) or theoperating system program theBase Address Registers (commonly called BARs) to inform the device of itsresources configuration by writing configuration commands to the PCI controller. Because all PCI devices are in aninactive state upon system reset, they will have no addresses assigned to them by which the operating system ordevice drivers can communicate with them. Either theBIOS or the operating system geographically addresses the PCI devices (for example, the first PCI slot, the second PCI slot, the third PCI slot, or the integrated PCI devices, etc., on themotherboard) through the PCI controller using the per slot or per device IDSEL (Initialization Device Select) signals.
| Bits | Description | Values |
|---|---|---|
| For all PCI BARs | ||
| 0 | Region Type | 0 = Memory 1 = I/O |
| For Memory BARs | ||
| 2-1 | Locatable | 0 = any 32-bit 1 = < 1 MB 2 = any 64-bit |
| 3 | Prefetchable | 0 = no 1 = yes |
| 31-4 | Base Address | naturally 16-byte aligned |
| For I/O BARs | ||
| 1 | Reserved | |
| 31-2 | Base Address | naturally 4-byte aligned |
When the computer is powered on, the PCI bus(es) and device(s) must beenumerated by BIOS or operating system. Bus enumeration is performed by attempting to access the PCI configuration space registers for each buses, devices and functions. Note that device number, different from VID and DID, is merely a device's sequential number on that bus. Moreover, after a new bridge is detected, a new bus number is defined, and device enumeration restarts at device number zero.
If no response is received from the device's function #0, thebus master performs an abort and returns an all-bits-on value (FFFFFFFF in hexadecimal), which is an invalid VID/DID value, thus the BIOS or operating system can tell that the specified combination bus/device_number/function (B/D/F) is not present. So, when a read to a function ID of zero for a given bus/device causes the master (initiator) to abort, it must then be presumed that no working device exists on that bus because devices are required to implement function number zero. In this case, reads to the remaining functions numbers (1–7) are not necessary as they also will not exist.
When a read to a specified B/D/F combination for the vendor ID register succeeds, the system firmware or operating system knows that it exists; it writes all ones to its BARs and reads back the device's requested memory size in an encoded form. The design implies that all address space sizes are a power of two and are naturally aligned.[1]
At this point, the BIOS or operating system will program the memory-mapped addresses and I/O port addresses into the device's BAR configuration registers. These addresses stay valid as long as the system remains turned on. Upon power-off, these settings are lost and the procedure is repeated next time the system is powered back on. The BIOS or operating system will also program some other registers of the PCI configuration space for each PCI device, e.g.interrupt request. Since this entire process is fully automated, the user is spared the task of configuring any newly added hardware manually by changingDIP switches on the cards themselves. This automatic device discovery and address space assignment is howplug and play is implemented.
If a PCI-to-PCI bridge is found, the system must assign the secondary PCI bus beyond the bridge a bus number other than zero, and then enumerate the devices on that secondary bus. If more PCI bridges are found, the discovery continues recursively until all possible domain/bus/device combinations are scanned.
Each non-bridge PCI device function can implement up to 6 BARs, each of which can respond to different addresses in I/O port and memory-mapped address space. Each BAR describes a region[2][1] that is between 16 bytes and 2 gigabytes in size, located below the 4 gigabyte address space limit. If a platform supports the "Above 4G" option in system firmware, 64 bit BARs can be used.
A PCI device may also have anoption ROM.
Resizable BAR (also known asRe-Size BAR,AMDSmart Access Memory (SAM),[3] orASRockClever Access Memory (CAM))[4] is a capability which a PCIe device can use to negotiate a larger BAR size.[5] Classically, BARs were limited to a size of 256MB, but moderngraphics cards haveframebuffers much larger than that.[3] This mismatch led to inefficiencies when the CPU accessed the framebuffer.[3] Resizable BAR lets a CPU access the whole framebuffer at once, thus improving performance.[3]
When performing aConfiguration Space access, a PCI device does not decode the address to determine if it should respond, but instead looks at theInitialization Device Select signal (IDSEL). There is a system-wide unique activation method for each IDSEL signal. The PCI device is required to decode only the lowest order 11 bits of the address space (AD[10] to AD[0]) address/data signals, and can ignore decoding the 21 high order A/D signals (AD[31] to AD[11]) because aConfiguration Space access implementation has each slot's IDSEL pin connected to a different high order address/data line AD[11] through AD[31]. The IDSEL signal is a different pin for each PCI device/adapter/slot.
To configure the card in slotn, the PCI bus bridge performs a configuration-space access cycle with the PCI device's register to be addressed on lines AD[7:2] (AD[1:0] are always zero since registers are double words (32-bits)), and the PCI function number specified on bits AD[10:8], with all higher-order bits zeros except for AD[n+11] being used as the IDSEL signal on a given slot/device.
To reduce electrically loading down the timing critical (and thus electrically loading sensitive) AD[] bus, the IDSEL signal on the PCI slot connector is usually connected to its assigned AD[n+11] pin through a resistor. This causes the PCI's IDSEL signal to reach its active condition more slowly than other PCI bus signals (due to the RC time constant of both the resistor and the IDSEL pin's input capacitance). ThusConfiguration Space accesses are performed more slowly to allow time for the IDSEL signal to reach a valid level.
The scanning on the bus is performed on the Intel platform by accessing two defined standardized ports. These ports are theConfiguration Space Address (0xCF8) I/O port andConfiguration Space Data (0xCFC) I/O port. The value written to theConfiguration Space Address I/O port is created by combining B/D/F values and the registers address value into a 32-bit word.
Configuration reads and writes can be initiated from the CPU in two ways: one legacy method via I/O addresses0xCF8 and0xCFC, and another called memory-mapped configuration.[6]
The legacy method was present in the original PCI, and it is called Configuration Access Mechanism (CAM). It allows for 256 bytes of a device's address space to be reached indirectly via two 32-bit registers called PCI CONFIG_ADDRESS and PCI CONFIG_DATA. These registers are at addresses0xCF8 and0xCFC in the x86 I/O address space.[7] For example, a software driver (firmware, OS kernel or kernel driver) can use these registers to configure a PCI device by writing the address of the device's register into CONFIG_ADDRESS, and by putting the data that is supposed to be written to the device into CONFIG_DATA. Since this process requires a write to a register in order to write the device's register, it is referred to as "indirection".
The format of CONFIG_ADDRESS is the following:
0x80000000|bus<<16|device<<11|function<<8|offset
As explained previously, addressing a device via Bus, Device, and Function (BDF) is also referred to as "addressing a device geographically." Seearch/x86/pci/early.c in theLinux kernel code for an example of code that uses geographical addressing.[8]
When extended configuration space is used on some AMD CPUs, the extra bits 11:8 of the offset are written to bits 27:24 of the CONFIG_ADDRESS register:[9][10]
0x80000000|(offset&0xf00)<<16|bus<<16|device<<11|function<<8|(offset&0xff)
The second method was created for PCI Express. It is called Enhanced Configuration Access Mechanism (ECAM). It extends device's configuration space to 4 KiB, with the bottom 256 bytes overlapping the original (legacy) configuration space in PCI. The section of the addressable space is "stolen" so that the accesses from the CPU don't go to memory but rather reach a given device in the PCI Express fabric. During system initialization, BIOS determines thebase address for this "stolen" address region and communicates it to the root complex and to the operating system.
Each device has its own 4 KiB space and each device's info is accessible through a simple arraydev[bus][device][function] so that 256 MB of physical contiguous space is "stolen" for this use (256 buses × 32 devices × 8 functions × 4 KiB = 256 MiB). The basephysical address of this array is not specified. For example, on modern x86 systems theACPI tables contain the necessary information.[11]
