Movatterモバイル変換

Jump to content

MCST-R2000

Русский

From Wikipedia, the free encyclopedia

MCST R2000
General information
Launched	2018; 7 years ago (2018)
Designed by	MCST
Common manufacturer	TSMC
Performance
Max.CPU clock rate	2 GHz
Architecture and classification
Instruction set	SPARC V9
Physical specifications
Cores	8
History
Predecessor	MCST-R1000

TheMCST R2000, (e90), (Russian:МЦСТ R2000) is a 64-bitmicroprocessor developed byMoscow Center of SPARC Technologies (MCST) and fabricated byTSMC.^[1]^[2]

MCST R2000 Highlights

implements theSPARC V9 instruction set architecture (ISA)
octa-core
core specifications:
- out-of-order, dual-issuesuperscalar^[3]
  - two integer units
  - one floating-point unit
integrated memory controller
integratedccNUMA controller
2 GHzclock rate
28 nm process
~500 million transistors

References

^"Создатели "Эльбрусов" выпускают процессор альтернативной архитектуры впервые за семь лет".CNews.ru. Retrieved2019-07-13.
^"Показан новый российский 8-ядерный 28-нм процессор МЦСТ R-2000".Техносфера Россия (in Russian). 2018-04-17. Retrieved2019-07-13.
^Разработка генератора тестов для верификации механизма «байпас» в конвейере микропроцессора МЦСТ R2000(PDF) (in Russian),MCST, retrieved2019-07-13

v
t
e

List of Russian microprocessors

Manufacturer

Instruction set

Elbrus,x86	Elbrus Elbrus-S Elbrus-2S+ Elbrus-2SM Elbrus-4S Elbrus-8S Elbrus-8SV Elbrus-16S
SPARC	MCST-R150 MCST-R500 MCST-R500S MCST-R1000 MCST-R2000

MIPS	Multicore NVCom-01

MIPS	KOMDIV-32 KOMDIV-64

DSP	NeuroMatrix

Multicellular	MultiClet P1 MultiClet R1

Baikal Electronics

MIPS32	Baikal T1
ARM	Baikal-M1000 Baikal-S1000

Retrieved from "https://en.wikipedia.org/w/index.php?title=MCST-R2000&oldid=1255714649"

Hidden categories:

[8]ページ先頭

©2009-2025 Movatter.jp