Circuit underutilization alsochip underutilization,programmable circuit underutilization,gate underutilization,logic block underutilization refers to a physical incomplete utility ofsemiconductor grade silicon on a standardized mass-producedcircuit programmable chip, such as agate array typeASIC, anFPGA, or aCPLD.
In the example of agate array, which may come in sizes of 5,000 or 10,000 gates, a design which utilizes even 5,001 gates would be required to use a 10,000 gate chip. This inefficiency results in underutilization of the silicon.[1]
Due to the design components of field-programmable gate array intologic blocks, simple designs that underutilize a single block suffer from gate underutilization, as do designs that overflow onto multiple blocks, such as designs that use wide gates.[2] Additionally, the very genericarchitecture of FPGAs lends to high inefficiency;multiplexers occupy silicon real estate for programmable selection, and an abundance offlip-flops to reducesetup and hold times, even if the design does not require them,[1] resulting in 40 times less density than ofstandard cellASICs.
{{cite book}}:|work= ignored (help) | This electronics-related article is astub. You can help Wikipedia byexpanding it. |