This articleneeds additional citations forverification. Please helpimprove this article byadding citations to reliable sources. Unsourced material may be challenged and removed. Find sources: "45 nm process" – news ·newspapers ·books ·scholar ·JSTOR(February 2019) (Learn how and when to remove this message) |
| Semiconductor device fabrication |
|---|
| MOSFET scaling (process nodes) |
Per theInternational Technology Roadmap for Semiconductors, the45 nm process is aMOSFET technologynode referring to the average half-pitch of a memory cell manufactured at around the 2007–2008 time frame.
Matsushita andIntel started mass-producing 45 nm chips in late 2007, andAMD started production of 45 nm chips in late 2008, whileIBM,Infineon,Samsung, andChartered Semiconductor have already completed a common 45 nm process platform. At the end of 2008,SMIC was the first China-based semiconductor company to move to 45 nm, having licensed the bulk 45 nm process from IBM. In 2008,TSMC moved on to a 40 nm process.
Many critical feature sizes are smaller than the wavelength of light used forlithography (i.e., 193 nm and 248 nm). A variety of techniques, such as larger lenses, are used to make sub-wavelength features.Double patterning has also been introduced to assist in shrinking distances between features, especially if dry lithography is used. It is expected that more layers will be patterned with 193 nm wavelength at the 45 nm node. Moving previously loose layers (such as Metal 4 and Metal 5) from 248 nm to 193 nm wavelength is expected to continue, which will likely further drive costs upward, due to difficulties with 193 nmphotoresists.
Chipmakers have initially voiced concerns about introducing newhigh-κ materials into the gate stack, for the purpose of reducingleakage current density. As of 2007, however, both IBM and Intel have announced that they have high-κ dielectric and metal gate solutions, which Intel considers to be a fundamental change intransistor design.[1]NEC has also put high-κ materials into production.
The successors to 45 nm technology are32 nm,22 nm, and then14 nm technologies.
Matsushita Electric Industrial Co. started mass production ofsystem-on-a-chip (SoC) ICs for digital consumer equipment based on 45 nm process technology in June 2007.
Intel shipped its first 45 nm processor, theXeon 5400 series, in November 2007.
Many details about Penryn appeared at the April 2007Intel Developer Forum. Its successor is calledNehalem. Important advances[4] include the addition of new instructions (includingSSE4, also known as Penryn New Instructions) and new fabrication materials (most significantly ahafnium-based dielectric). Intel's 45nm process has a transistor density of 3.33 million transistors per square millimeter (MTr/mm2).[5]
AMD released itsSempron II,Athlon II,Turion II andPhenom II (in generally increasing order of performance), as well as ShanghaiOpteron processors using 45 nm process technology in late 2008.
TheXbox 360 S, released in 2010, has aXenon processor fabricated in a 45 nm process.[6]
ThePlayStation 3 Slim model introduced theCell Broadband Engine in a 45 nm process.[7]
At IEDM 2007, more technical details of Intel's 45 nm process were revealed.[8]
Since immersion lithography is not used here, the lithographic patterning is more difficult. Hence, a line-cuttingdouble patterning method is used explicitly for this 45 nm process. Also, the use ofhigh-κ dielectric dielectrics is introduced for the first time, to address gate leakage issues. For the32 nm node,immersion lithography will begin to be used by Intel.
In a 2008 Chipworks reverse-engineering,[11] it was disclosed that the trench contacts were formed as a "Metal-0" layer in tungsten serving as a local interconnect. Most trench contacts were short lines oriented parallel to the gates covering diffusion, while gate contacts where even shorter lines oriented perpendicular to the gates.
It was recently revealed[12] that both theNehalem andAtom microprocessors usedSRAM cells containing eight transistors instead of the conventional six, in order to better accommodate voltage scaling. This resulted in an area penalty of over 30%.
| Preceded by 65 nm | CMOS manufacturing processes | Succeeded by 32 nm |